

Figure 1
programmable
logic device 10




Figure 2
programmable multi-gigabit
transceivers 14-28




Figure 3
programmable multi-gigabit
transceivers 14-28




Figure 4A
programmable receive
PMA module 40




Figure 4B
 programmable transmit
 PMA module 38




Figure 5
ring oscillator 170




Figure 6
NMOS delay stage circuit 194




Figure 7

NMOS delay stage circuit 194





Figure 8
gate-to-source capacitance




Figure 9
NMOS delay stage response





Figure 10
PMOS delay stage circuit






Figure 12
PMOS delay stage response




Figure 13
delay stage circuit method